“Intel Pentium 4 521 / 2.8 GHz SL8PP” has been added to your cart.
Intel Pentium D 925 / 3.0 GHz
€ 9,44 incl. BTW
Vergelijken
-
Beschrijving
-
Extra informatie
-
Merk
-
Q & A
Beschrijving
Dit is een 2e KANS artikel/product, en is getest op werking/functionaliteit!
— GARANTIE 14 dagen na aankoop —
General information |
Type |
CPU / Microprocessor |
Family |
Intel Pentium D |
Processor number ? |
925 |
Part number |
HH80553PG0804MN BX80553925 |
Frequency (GHz) ? |
3 |
Bus speed (MHz) ? |
800 |
Clock multiplier ? |
15 |
Package type |
775-Land FC-LGA6 |
Socket type |
Socket 775 (LGA775) |
Architecture / Microarchitecture / Other |
CPUID |
0F65h |
Core stepping |
D0 |
Processor core |
Presler |
Manufacturing technology (micron) |
0.065 |
Number of cores |
2 |
L2 cache size (MB) ? |
4 |
Features |
EM64T technology ? Enhanced SpeedStep technology ? Execute disable bit ? |
Core voltage (V) ? |
1.225 – 1.312 |
Case temperature (°C) ? |
63.4 |
|
SL9KA CPUID information
Intel Pentium D 925 SL9KA |
Part number: |
HH80553PG0804MN |
Measured Frequency: |
2999 MHz |
|
Comment: |
Presler D0 1.30V |
Submitted by: |
Neon |
|
|
General information
Vendor: |
GenuineIntel |
Processor name (BIOS): |
Intel(R) Pentium(R) D CPU 3.00GHz |
Cores: |
2 |
Logical processors: |
2 |
Processor type: |
Original OEM Processor |
CPUID signature: |
F65 |
Family: |
15 (0Fh) |
Model: |
6 (06h) |
Stepping: |
5 (05h) |
TLB/Cache details: |
Data TLB: 4-KB or 4-MB pages, fully associative, 64 entries Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache |
Cache details
Cache: |
L1 data |
L1 instruction |
L2 |
Size: |
2 x 16 KB |
12K uops |
2 x 2 MB |
Associativity: |
8-way set associative |
8-way set associative |
8-way set associative |
Line size: |
64 bytes |
|
64 bytes |
Comments: |
Direct-mapped |
|
Non-inclusive Direct-mapped |
Supported instructions
Instruction set extensions |
Additional instructions |
MMX |
CLFLUSH |
SSE |
CMOV |
SSE2 |
CMPXCHG16B |
SSE3 |
CMPXCHG8B |
|
FXSAVE/FXRSTORE |
|
MONITOR/MWAIT |
|
SYSENTER/SYSEXIT |
Integrated features and technologies
Major features |
Other features |
On-chip Floating Point Unit |
36-bit page-size extensions |
64-bit / Intel 64 |
64-bit debug store |
NX bit/XD-bit |
Advanced programmable interrupt controller |
Enhanced SpeedStep |
CPL qualified debug store |
|
Debug store |
|
Debugging extensions |
|
L1 context ID |
|
LAHF/SAHF support in 64-bit mode |
|
Machine check architecture |
|
Machine check exception |
|
Memory-type range registers |
|
Model-specific registers |
|
Page attribute table |
|
Page global extension |
|
Page-size extensions (4MB pages) |
|
Pending break enable |
|
Perfmon and Debug capability |
|
Physical address extensions |
|
Self-snoop |
|
Thermal monitor |
|
Thermal monitor and software controlled clock facilities |
|
Time stamp counter |
|
Virtual 8086-mode enhancements |
|
xTPR Update Control |
|
Merk
Intel
Please
login to post questions