- Beschrijving
- Extra informatie
- Merk
- Q & A
Beschrijving
Dit is een 2e KANS artikel/product, en is getest op werking/functionaliteit! — GARANTIE 14 dagen na aankoop — |
SR04W specifications
The specs can be used for short-term
listings on auction and classifieds sites
| General information | |
| Type | CPU / Microprocessor |
| Family | Intel Core i5 Mobile |
| Processor number ? | i5-2430M |
| Part number | FF8062700995505 |
| Frequency ? | 2.4 GHz |
| Maximum Turbo frequency | 3 GHz |
| Clock multiplier ? | 24 |
| Package type | 988-pin micro-FCPGA |
| Socket type | Socket G2 (rPGA988B) |
| Architecture / Microarchitecture / Other | |
| Core stepping | J1 |
| Processor core | Sandy Bridge |
| Manufacturing technology | 0.032 micron |
| The number of cores | 2 |
| L2 cache size ? | 512 KB |
| L3 cache size | 3 MB |
| Features | AES AVX EM64T technology ? Enhanced SpeedStep technology ? Execute disable bit ? Hyper-Threading technology MMX SSE SSE2 SSE3 SSE4 SSSE3 Turbo Boost technology Virtualization technology (VT-x) |
| Case temperature ? | 100°C |
| Thermal Design Power ? | 35 Watt |
SR04W CPUID information
View / search public CPUID submissions
| Intel Core i5 Mobile i5-2430M SR04W | |
|---|---|
| Part number:FF8062700995505Measured Frequency:2400 MHz | Comment:Submitted by:CPU-World |
General information
| Vendor: | GenuineIntel |
| Processor name (BIOS): | Intel(R) Core(TM) i5-2430M CPU @ 2.40GHz |
| Cores: | 2 |
| Logical processors: | 4 |
| Processor type: | Original OEM Processor |
| CPUID signature: | 206A7 |
| Family: | 6 (06h) |
| Model: | 42 (02Ah) |
| Stepping: | 7 (07h) |
| TLB/Cache details: | 64-byte Prefetching Data TLB0: 2-MB or 4-MB pages, 4-way set associative, 32 entries Data TLB: 4-KB Pages, 4-way set associative, 64 entries Instruction TLB: 4-KB pages, 4-way set associative, 64 entries L2 TLB: 1-MB, 4-way set associative, 64-byte line size Shared 2nd-level TLB: 4 KB pages, 4-way set associative, 512 entries |
Cache details
| Cache: | L1 data | L1 instruction | L2 | L3 |
|---|---|---|---|---|
| Size: | 2 x 32 KB | 2 x 32 KB | 2 x 256 KB | 3 MB |
| Associativity: | 8-way set associative | 8-way set associative | 8-way set associative | 12-way set associative |
| Line size: | 64 bytes | 64 bytes | 64 bytes | 64 bytes |
| Comments: | Direct-mapped | Direct-mapped | Non-inclusive Direct-mapped | Inclusive Shared between all cores |
Supported instructions
| Instruction set extensions | Additional instructions | ||
|---|---|---|---|
| MMX | CLFLUSH | ||
| SSE | CMOV | ||
| SSE2 | CMPXCHG16B | ||
| SSE3 | CMPXCHG8B | ||
| SSSE3 | FXSAVE/FXRSTORE | ||
| SSE4.1 | MONITOR/MWAIT | ||
| SSE4.2 | PCLMULDQ | ||
| AVX | POPCNT | ||
| RDTSCP | |||
| SYSENTER/SYSEXIT | |||
| XSAVE/XRESTORE states |
Integrated features and technologies
| Major features | Other features | ||
|---|---|---|---|
| On-chip Floating Point Unit | 36-bit page-size extensions | ||
| 64-bit / Intel 64 | 64-bit debug store | ||
| NX bit/XD-bit | Advanced programmable interrupt controller | ||
| Hyper-Threading Technology | CPL qualified debug store | ||
| Intel Virtualization | Clock modulation duty cycle extension | ||
| Turbo Boost | Debug store | ||
| Enhanced SpeedStep | Debugging extensions | ||
| Digital Thermal Sensor capability | |||
| Extended xAPIC support | |||
| LAHF/SAHF support in 64-bit mode | |||
| Machine check architecture | |||
| Machine check exception | |||
| Memory-type range registers | |||
| Model-specific registers | |||
| Package thermal management | |||
| Page attribute table | |||
| Page global extension | |||
| Page-size extensions (4MB pages) | |||
| Pending break enable | |||
| Perfmon and Debug capability | |||
| Physical address extensions | |||
| Power Limit Notification capability | |||
| Process context identifiers | |||
| Self-snoop | |||
| TSC rate is ensured to be invariant across all states | |||
| Thermal monitor | |||
| Thermal monitor 2 | |||
| Thermal monitor and software controlled clock facilities | |||
| Time stamp counter | |||
| Timestamp counter deadline | |||
| Virtual 8086-mode enhancements | |||
| xTPR Update Control |
Extra informatie
| Gewicht | 100 g |
|---|---|
| Afmetingen | 3,5 × 3,5 × 0,7 mm |
| Processor familie | |
| Thermal Design Power (Watt) | |
| Processor nummer | |
| Processor serienummer | |
| Processor kern (naam) | |
| Aantal kernen | |
| Instructieset | |
| Frequentie processor (GHz) | |
| Bus snelheid (MHz) | |
| L1 cache size (KB) | 2 x 32 KB 8-way set associative instruction caches 2 x 32 KB 8-way set associative data caches |
| Bouwjaar | |
| L2 cache size (MB) | |
| L3 cache size (MB) | |
| Package type | |
| Land van herkomst | |
| Socket type | |
| Lithografie (nm) |
Merk
Intel
Please login to post questions
