Data TLB: 4-KB or 4-MB pages, fully associative, 64 entries Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache
Cache details
Cache:
L1 data
L1 instruction
L2
Size:
16 KB
12K uops
2 MB
Associativity:
8-way set associative
8-way set associative
8-way set associative
Line size:
64 bytes
64 bytes
Comments:
sectored cache
Supported instructions
Instruction set extensions
Additional instructions
MMX
CLFLUSH
SSE
CMOV
SSE2
CMPXCHG16B
SSE3
CMPXCHG8B
FXSAVE/FXRSTORE
MONITOR/MWAIT
SYSENTER/SYSEXIT
Integrated features and technologies
Major features
Other features
On-chip Floating Point Unit
36-bit page-size extensions
64-bit / Intel 64
64-bit debug store
NX bit/XD-bit
Advanced programmable interrupt controller
Hyper-Threading Technology
CPL qualified debug store
Enhanced SpeedStep
Debug store
Debugging extensions
L1 context ID
LAHF/SAHF support in 64-bit mode
Machine check architecture
Machine check exception
Memory-type range registers
Model-specific registers
Page attribute table
Page global extension
Page-size extensions (4MB pages)
Pending break enable
Perfmon and Debug capability
Physical address extensions
Self-snoop
Thermal monitor
Thermal monitor 2
Thermal monitor and software controlled clock facilities
Deze website maakt uitsluitend gebruik van cookies om de functionaliteit te waarborgen, er worden geen analytische gegevens verzameld voor commerciële doeleinden. Sluiten
